KAYNAKLAR

EK-8-a

[1]. Sun, J., Cao, X., Cao, J., Liu, Y., Zhang, X., “12 Bits 50MHz Pipelined Low-Voltage ADC Design”, ***Congress on Image and Signal Processing***, IEEE Computer Society, 475-479, 2008

[2]. Wang, M., Chen, C.H., Radhakrishnan, S., “Low Power 4-b 2.5-GSPS Pipelined Flash Analog-to-Digital Converter in 130-nm CMOS”, ***IEEE Transactions on Instrumentation and Measurement***, Vol.56, No.3, 1064-1073, 2007

[3]. Le, H.P., Zayegh, A., Singh, J., “A 12-Bit High Performance Low Cost Pipeline ADC”, ***Electronics, Circuits and Systems, ICECS 2003, Proceedings of the 2003 10th IEEE International Conference***, Vol.2, 471-474, Dec. 2003

[4]. Abed, K.H., Nerurkar, S.B., “High Speed Flash Analog-To-Digital Converter”, ***48th Midwest Symposium on Circuits and Systems,***  275–278, Aug. 2005

[5]. Kawahito, S., Honda, K., Liu, Z., Yasutomi, K., Itoh, S., “A 15b Power-Efficient Pipeline A / D Converter Using Non-Slewing Closed-Loop Amplifiers”, ***IEEE 2008 Custom Integrated Circuits Conference (CICC),*** 117-120, 2008

[6]. Gines, J.A., Peralias, E.J., Rueda, A., “Digital Background Gain Error Correction in Pipeline ADCs”, ***Proceding of the Design, Automation and Test in Europe Conference and Exhibition (DATE’04)***, 82-88, 2004

[7]. Cuong, D.D, Cui, Z.Y., Kim, N.S., Lee, K.Y., Choi, H.Y., “Low Power 8-b CMOS Current Steering Folding-Interpolating A/D Converter”, ***IEICE Transaction on Electronics,*** Vol.E91-C, No.1, 81-86, January 2008

[8]. MAXIM-IC, Application Note 728, Defining and Testing Dynamic Parameters in High-Speed ADCs, Part 1***,*** <http://www.maxim-ic.com/appnotes.cfm/an_pk/728>, 201, **(Ziyaret Tarihi: 21 Ekim 2009)**

[9]. Van De Grift, R.E.J., Van De Plassche, R.J., “A Monolithic 8-Bit Video A / D Converter”, ***IEEE Journal of Solid State Circuits***, Vol.SC-19, No.3, June 1984

[10]. Allen, P.E., Holberg, D.R., “CMOS Analog Circuit Design”, Second Edition, ***Oxford University Press***, 2002